



TSMC-00-749CIP



February 9, 2004

To: Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572
28 Davis Avenue
Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/725,809 12/02/03

Yue-Der Chih et al.

METHOD OF MARGINAL ERASURE FOR
THE TESTING OF FLASH MEMORIES

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation
In An Application.


The following Patents and/or Publications are submitted to
comply with the duty of disclosure under CFR 1.97-1.99 and
37 CFR 1.56.



CERTIFICATE OF MAILING

I hereby certify that this correspondence is being
deposited with the United States Postal Service as first class
mail in an envelope addressed to: Commissioner for Patents,
P.O. Box 1450, Alexandria, VA 22313-1450, on February 7, 2004.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

 2/17/04



TSMC-00-749CIP


The following two U.S. Patents describe methods for post-package testing of one-time-programmable (OTP) EPROM memories where cells are marginally programmed to demonstrate that they are addressable:

- 1) U.S. Patent 4,809,231 to Shannon et al., "Method and Apparatus for Post-Packaging Testing of One-Time Programmable Memories."
- 2) U.S. Patent 4,903,265 to Shannon et al., "Method and Apparatus for Post-Packaging Testing of One-Time Programmable Memories."

U.S. Patent 5,142,495 to Canepa, "Variable Load for Margin Mode," teaches a margining circuit in an EPROM where a plurality of parallel transistors form a variable load.

U.S. Patent 5,369,616 to Wells et al., "Method for Assuring that an Erase Process for a Memory Array has been Properly Completed," teaches a method where non-volatile memory is used to set memory system parameters such as threshold, word length, and addressing scheme.

U.S. Patent 5,544,116 to Chao et al., "Erase and Program Verification Circuit for Non-Volatile Memory," teaches a method of verifying program states of Flash EPROM cells where different voltages are applied to the reference and memory cells.



U.S. Patent 5,675,537 to Bill et al., "Erase Method for Page Mode Multiple Bits-per-Cell Flash EEPROM," teaches a method where overerasure of memory cells in a Flash EPROM is prevented by halting erasure once a prescribed cell threshold is reached.

U.S. Patent 5,870,407 to Hsia et al., "Method of Screening Memory Cells at Room Temperature that would be Rejected During Hot Temperature Programming Tests," teaches a method of predicting high temperature failures of Flash EPROM memory devices that reduces testing time and packaging cost.

U.S. Patent 6,122,198 to Haddad et al., "Bit by Bit APDE Verify for Flash Memory Applications," teaches a method for guaranteeing that an erased cell threshold voltage in a two bit per cell Flash EPROM falls within prescribed limits.

Sincerely,

Stephen B. Ackerman,
Reg. No. 37761

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP § 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.



TSMC-00-749CIP

February 9, 2004

To: Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572
28 Davis Avenue
Poughkeepsie, N.Y. 12603

Subject: | Serial No. 10/725,809 12/02/03 |

Yue-Der Chih et al.

METHOD OF MARGINAL ERASURE FOR
THE TESTING OF FLASH MEMORIES

ASSOCIATE POWER OF ATTORNEY

I hereby appoint Rosemary L.S. Pike, registration number 39,332, as my associate attorney in this case. Her telephone number is (765) 453-0866.

Please continue to direct all correspondence in this case to the undersigned attorney.

Respectfully submitted,

Stephen B. Ackerman,

Principal attorney of record